The equivalent oxide thickness ͑EOT͒ of high-k n-channel metal oxide semiconductor ͑NMOS͒ transistors was scaled using 3 methods, ͑i͒ reduction of the bottom interfacial layer ͑BIL͒ using NH 3 interface engineering, (ii) thickness reduction of the HfO 2 dielectric, and (iii) use of metal gate electrodes to minimize top interfacial growth formation and polysilicon depletion. NMOS transistors fabricated using these methods demonstrate 0.72 nm EOT using the NH 3 BIL with scaled HfO 2 /metal gates and 0.81 nm EOT using the O 3 BIL with scaled HfO 2 /metal gates. Charge pumping, mobility, and device performance results of these high-k NMOS transistors is discussed. 1 In order to reach EOTs below 1 nm with acceptable transistor characteristics ͑e.g., J g , G m , I d,sat , etc.͒, high-k gate dielectrics such as HfO 2 will be required. The high-k/substrate interface is known to be a critical factor affecting carrier mobility and EOT scaling, therefore an interface pretreatment requires special consideration.
The International Technology Roadmap for Semiconductors ͑ITRS͒ suggests that devices manufactured in 2004-2006 will require an equivalent oxide thickness ͑EOT͒ of less than 1 nm. 1 In order to reach EOTs below 1 nm with acceptable transistor characteristics ͑e.g., J g , G m , I d,sat , etc.͒, high-k gate dielectrics such as HfO 2 will be required. The high-k/substrate interface is known to be a critical factor affecting carrier mobility and EOT scaling, therefore an interface pretreatment requires special consideration. 2 The use of metal gates in high-k gate stacks is attractive because it eliminates polysilicon depletion 3 and restricts EOT expansion by top interfacial reactions between the high-k dielectric and the polysilicon gate electrode. 4 This work presents experimental data examining high-k transistor gate stacks scaled in three ways, ͑i͒ reduction of the bottom interface layer ͑BIL͒ using NH 3 interface engineering, 5 (ii) thickness reduction of the HfO 2 dielectric, and (iii) reduction of top interface layer ͑TIL͒ growth and polysilicon depletion using metal gate electrodes.
Experimental n-channel metal oxide semiconductor ͑NMOS͒ transistors were fabricated on 200 mm p-type epitaxial ͗100͘ Si wafers. Prior to deposition of the HfO 2 high-k gate dielectric, substrates received a clean sequence and either O 3 or NH 3 pretreatment. 6 All cleaning was performed on a commercially available wet cleaning tool utilizing single pass chemistry usage. The BIL pretreatments may be summarized as ͑i͒ O 3 pretreatment: HF/HCl-O 3 /HCl, or (ii) NH 3 pretreatment: HF/HCl-O 3 /HCl-HF-NH 3 .
After an HF ͑0.2% HCl͒ sacrificial oxide etch, the O 3 portion of pretreatments ͑i͒ and (ii) is done in an overflow of ozonated water for 10 min at 23°C with a concentration of 20 ppm and an HCl concentration of 0.2%. For pretreatment (ii), ͑the NH 3 pretreatment͒ an additional HF etch removes the O 3 oxide followed by a 15 s 700°C, 30 Torr, NH 3 anneal. These pretreatment steps result in SiO 2 or SiON bottom interface layers with a physical thickness of about 1 nm. After pretreatment, an HfO 2 dielectric layer was deposited using atomic layer deposition ͑ALD͒ of HfO 2 dielectric followed by either polysilicon or TiN/polysilicon gate electrodes. ALD of HfO 2 was accomplished through alternating cycles of HfCl 4 ͑transported from a solid source using a carrier gas͒ and H 2 O, resulting in an amorphous HfO 2 layer. To characterize the effect of dielectric scaling, ALD deposition of the HfO 2 high-k dielectric was varied from a physical thickness of ϳ2.2 nm ͑40 cycles͒ to 3 nm ͑55 cycles͒. A standard 600-700°C anneal in N 2 followed ALD deposition.
The effect of TiN scaling was examined through the parallel fabrication of gate stacks with both polysilicon and TiN/polysilicon gate electrode splits. Polysilicon gate electrodes were formed by depositing 200 nm of undoped amorphous Si ͑a-Si͒ using a silanebased CVD furnace at 550°C. TiN/polysilicon gate electrodes were formed using a 340°C/20s NH 3 /TDEAT-based CVD process to deposit 10 nm of TiN followed by 180 nm of undoped a-Si deposited using a 620°C/120 s silane-based RTP CVD process. Doping of polysilicon was achieved through ion implantation. All gate stacks described in this work received a 1000°C/10 s S/D anneal in which the a-Si is converted to polysilicon. This parallel flow allows direct split comparison of EOT and electrical data with the only difference being the gate electrode.
Electrical characterization was performed on transistors having W/L ͑drawn͒ sizes ranging from 20 ϫ 20 m through 10 ϫ 0.1 m. EOT and mobility extraction were done using the NCSU CVC model. 7 Charge pumping characterizations were done to characterize the quality of HF-last/NH 3 anneal and O 3 BILs. High-resolution transmission electron microscope ͑HRTEM͒ analysis was done to investigate the physical origins of BIL scaling using O 3 and NH 3 pretreatments.
Results and Discussion
Results show that the NH 3 pretreatment reduces the EOT from that obtained using the O 3 interface pretreatment, while offering similar carrier mobilities. Figure 1 displays capacitance vs. voltage for NH 3 and O 3 pretreatments on otherwise equivalent HfO 2 /polysilicon gate stacks. CVC modeling on polysilicon gate electrode gate stacks shows the NH 3 interface gate stack has a flatband voltage (V fb ) of Ϫ0.83 V with a 1.5 nm EOT while the equivalent O 3 interface gate stack has a flatband voltage of Ϫ0.77 V with a 1.8 nm EOT. The SiO 2 /polysilicon control ͑not shown͒ has a flatband voltage of Ϫ0.94 V, indicating a negative charge may be associated with these high-k gate stacks in comparison with the SiO 2 control. Comparison of the data in Fig. 1 shows an EOT reduction of 0.3 nm is achieved by using the HF-last/NH 3 anneal interface in place of the O 3 interface, a result verified on multiple fabrication lots. In comparing the interface treatment effect on TiN/polysilicon electrodes, the HF-last/NH 3 anneal interface results in ϳ0.15 nm EOT reduction when compared to the equivalent O 3 interface sample. As shown in Fig. 2 , carrier mobility in HF-last/NH 3 anneal interface transistors shows no additional degradation when com-pared to mobility in O 3 interface transistors, although both high-k transistors are degraded with respect to the SiO 2 transistor. Charge pumping on HF-last/NH 3 anneal and O 3 interface transistors, displayed in Fig. 3 , shows that the HF-last/NH 3 anneal interface has about four to five times the measured interface trap density as the O 3 interface, perhaps accounting for the V fb shift in Fig. 1 . Interface trap densities in the 5 ϫ 10 cm Ϫ2 range do not appear to be the limiting factor for mobilities in these transistors, however, since device mobilities are nearly equivalent for the NH 3 and O 3 pretreatment cases.
Additional reduction in EOT was demonstrated by scaling the HfO 2 high-k dielectric. A further reduction in EOT is achieved through implementation of a metal gate process to replace the polysilicon gate electrode. Figure 5 shows a HRTEM comparison of TiN/polysilicon and polysilicon gate electrodes on O 3 /55 cycle HfO 2 gate stacks. HRTEM analysis of the polysilicon electrode gate stack ͑Fig. 5b͒ indicates the existence of a top interfacial region ͑ϳ0.35 nm thick͒, which does not appear on the TiN/polysilicon electrode gate stack ͑Fig. 5a͒.
The simultaneous application of scaling methods ͑i͒, (ii), and (iii) results in high-k NMOS transistors showing substantial EOT reduction. Figure 6 presents the combined results of these scaling methods, showing a reduction of 0.15-0.3 nm using the HF-last/ NH 3 anneal instead of O 3 for the bottom interface, a reduction of 0.2-0.4 nm through dielectric scaling, and a reduction of 0.4 -0.6 nm using the TiN/polysilicon gate electrode, resulting in a final EOT Fig. 7 as HfO 2 is scaled from 55 to 40 cycles, it is not increased to the extent predicted by comparing the EOT ratios, since I d,sat scales by the inversion thickness, T inv ͑which includes quantum confinement effects͒, rather than EOT. In addition, a slight mobility reduction may be present in the 40 cycle HfO 2 gate stacks due to higher vertical electric fields present in the thinner EOT gate stacks when fixed gate voltages are used for the I d,sat measurement. Figure  8 displays the gate leakage current vs. area for these transistors, showing gate leakage is increased by using HF-last/NH 3 anneal instead of O 3 ͑an effect of lower EOTs associated with the NH 3 BIL͒ and that 40 cycle HfO 2 transistors show more gate leakage than 55 cycle transistors ͑not unexpected since increased cycles results in increased dielectric thickness͒. The dashed line in Fig. 8 displays the slope to be expected for ideal ͑non-defect driven͒ area-dependent Fig. 5a shows a sharp interface for the TiN/polysilicon electrode, while Fig. 5b shows an 
Summary
We have demonstrated high-k transistors with EOT scaling down to 0.72 nm using bottom interface, dielectric, and gate electrode scaling. Our work suggests that use of an HF-last/NH 3 anneal pretreatment can lower the gate stack EOT by 0.15-0.3 nm compared to an O 3 interface while giving comparable mobilities. We have shown a 0.2-0.4 nm reduction in EOT through scaling of the HfO 2 dielectric. An additional EOT reduction of 0.4 -0.6 nm is possible by using TiN/polysilicon in place of polysilicon gate electrodes.
